Please enter the words you want to search for:

 EPE 2016 - LS3a: Power Converter Topologies 
 You are here: EPE Documents > 01 - EPE & EPE ECCE Conference Proceedings > EPE 2016 ECCE Europe - Conference > EPE 2016 - Topic 02: Power Converter Topologies and Design > EPE 2016 - LS3a: Power Converter Topologies 
   [return to parent folder]  
 
   A Dead-time Minimized Inverter by Using Complementary Topology and its Experimental Evaluation of Harmonics Reduction 
 By Kazuma OKUDA 
 [View] 
 [Download] 
Abstract: This paper proposes a 'complementary inverter', which consists of p-channel and n-channel MOSFETsin a leg. This configuration can minimize dead time; therefore, harmonics generated by the dead timecan be eliminated, without any compensation controls. Possible leg configurations and appropriate gatedriver are discussed. Model for estimating dead time is shown and was confirmed by experiments witha half-bridge inverter. The minimum dead time of 130 ns was achieved in a fabricated prototype. Theadvantage of the minimum dead-time operation by the complementary topology was verified by applyingto a 400 W grid-tied inverter with 100 kHz switching frequency and a reduced impedance of the gridconnecting inductor to 1.5\% of the nominal, and 2.3\% current THD (total harmonic distortion) wasachieved.

 
   Advanced Grid Simulator Topology for Testing of Renewable Energy Supply Units especially Wind Energy Converters (WECs) under Laboratory Conditions 
 By Christian MEHLER 
 [View] 
 [Download] 
Abstract: This paper presents a converter topology for the realisation of high power grid simulators. This can beused for highly flexible simulation and testing of the grid compliance of renewable energy conversionsystems, even for the certification procedure of the electrical characteristics.

 
   Modular Multi-Parallel Rectifiers (MMR) with Controlled DC Link Current 
 By Firuz ZARE 
 [View] 
 [Download] 
Abstract: This paper presents a new front end Modular Multi-Parallel Rectifiers (MMR) topology for three-phase systems with active DC link current controllers. Conventional three-phase diode rectifiers generate significant line current harmonics which affect power quality of distribution networks. Several passive and active harmonic mitigation techniques have been utilized to reduce line current harmonics. The proposed topology is suitable for high power application which can reduce line current harmonics emissions significantly. Analysis and simulations have been carried out to verify the proposed topology.

 
   Waveform Synthesis using Variable Capacitor Voltage in Extended Commutation Cells based Converter 
 By Erik LEMMEN 
 [View] 
 [Download] 
Abstract: The extended commutation cell is a four-port, four-switch cell that allows for bidirectional energy transport in two orthogonal directions throughout the cell. The voltage across each cell capacitor can be adjusted independently of the load, resulting in high flexibility in output levels. By placing the capacitors in (anti-) series while adjusting their voltage level a continuous waveform can be constructed. The analysis is given for a single and two-cell converter including load current correction and feed-forward of the variable capacitor voltages. Experimental verification is performed on a two-cell converter prototype of 3.7 kW using a trapezoidal reference waveform.