EPE 2001 - Topic 02e: Emerging Topologies | ||
You are here: EPE Documents > 01 - EPE & EPE ECCE Conference Proceedings > EPE 2001 - Conference > EPE 2001 - Topic 02: POWER ELECTRONICS CONVERTER CIRCUITS > EPE 2001 - Topic 02e: Emerging Topologies | ||
![]() | [return to parent folder] | |
![]() | Blanking times for the diode-less SiC JFET inverter bridge
By B. Allebrand; H-P. Nee | |
Abstract: This article describes the choice of blanking times at turn-on and turn-off for the diode-less SiC JFET
inverter bridge. It is also discussed if auxialary capacitors should be used or not and which capacitance
should be used in different cases.
| ||
![]() | Calculation of the DC Link Current in PWM Multiphase
By M. Lazzari; F. Profumo; A. Tenconi; G. Grieco | |
Abstract: Multiphase (more than three phases) motor drives have some potential advantages as widely discussed
in the literature. The sizing of the DC-link capacitor is based on the rms current value; in particular, if
the drive is supplied by a dc source, the current through the capacitor is basically determined by
inverter input current AC component. The analytical computation of the capacitor rms current value is
extended from the 3-phase systems to the multiphase and the overall procedure is shown in the paper.
The consistency of the analytical approach is validated by the results of the digital simulation.
| ||
![]() | Coupled Inductor Fed DC/DC Converter for Battery Drive Applications
By C-W. Roh; S-H. Han; H-S. Suh; M-J. Youn | |
Abstract: A new isolated boost dc to dc convertor suitable for a low input voltage application is proposed.
The proposed convertor features the low switch current stresses, wide range of input voltage, and
inherent inrush current protection, essential for the design of a low to high voltage conversion circuit.
A comparative analysis and experimental results are presented to show the validity of the
proposed convertor.
| ||
![]() | Design Considerations Of An Inductorless High-V-Ratio Converter
By J. Kosev; G. L. Arsov | |
Abstract: Non-uniform capacitance distribution for a high-voltage-ratio inductorless power converter is proposed.
A four-stage converter is analyzed and its output resistance dependence on the capacitance ratio and
circuit time-constants is derived. Design considerations are done based on these equations. Extensive
simulation is performed to confirm the expected characteristics. An experimental converter is
constructed and the validity of the equations is confirmed by measurements.
| ||
![]() | High Order Output Design for Switched-Capacitor Resonant Converters
By Y.P. Yeung; K.W.E. Cheng; X.D.Xue | |
Abstract: A family of switched-capacitor resonant circuits using two transistors only is presented. The circuits
operate in zero-current switching and therefore the switching loss is zero and offers different voltage
conversion ratios. These circuits can produce fractional as well as multiple and inverted voltage
conversion ratios.
| ||
![]() | On the possibility to use SiC JFETs in Power Electronic circuits
By B. Allebrand; H-P. Nee | |
Abstract: This article describes a proposed bridge circuit without anti-parallel diodes and results from preliminary
computer simulations of the proposed circuit. There is a discussion of the normally-on property of the
JFET and interviews with industry representatives are presented with their opinions on the SiC JFET.
| ||