EPE 2019 - DS3b: EMC Issues Including HF Phenomena | ||
You are here: EPE Documents > 01 - EPE & EPE ECCE Conference Proceedings > EPE 2019 ECCE Europe - Conference > EPE 2019 - Topic 02: Power Converter Topologies and Design > EPE 2019 - DS3b: EMC Issues Including HF Phenomena | ||
![]() | [return to parent folder] | |
![]() | A DC Planar Busbar for High-Frequency Power Converter with Enhanced Current Distribution
By Aakriti GUPTA | |
Abstract: In recent times, high frequency power converters have become popular in electric vehicle applications due to advantages in terms of accomplished compact size for the given power density. But design of high frequency power converters is challenging as switching at high frequencies generate electromagnetic noise which interferes with neighbouring circuits through inductive or capacitive coupling. So, it is necessary to have an optimum stray impedance current loop of DC busbar, switches, AC conducting paths, etc. Among all components, DC busbar carries all the three-phase currents at approximately thrice the switching frequency. Thus, stray inductance of the busbar would affect the free flow of current due to opposing potentials developed across the busbar and lead to uneven distribution of charge. This causes conducted or radiated electromagnetic noise depending upon the operating frequency. In this paper, planar DC busbar for 20kVA DC-AC converter is accessed and a new configuration with a ground busbar sandwiched between positive and negative busbars is proposed to reduce the effect of stray inductance by introducing virtual parallel capacitances across the busbars. This would ensure uniform distribution of the charge (current) density. The proposed busbar configuration is modelled and simulated in ANSYS Q3D and MATLAB Simulink and it is observed that effective inductance is reduced with an increase in the charge density and uniform current distribution which eventually reduces noise and makes the converter electromagnetically compatible.
| ||
![]() | Circuit Modeling for Common Mode Noise on AC/DC Converter Using SiC Device
By Kohei MITANI | |
Abstract: This paper presents the modeling method of conducted noise on AC/DC converter using SiC devices.The common mode equivalent circuit is derived by measuring high frequency electrical impedances with the impedance analyzer. The validity of the equivalent circuit and modeling method is evaluated by comparing the experiment and simulation result with EMI _lter.
| ||
![]() | Impact of Passive Common Mode Cancellation on the Efficiency and Switching Performance of Power Converters
By Tobias BRINKER | |
Abstract: Passive common mode cancellation can be used to reduce common mode noise of power converters. This paper discusses the impact of the cancellation on the losses and switching performance of half-bridge power converters. The most important parameters of the design of a passive cancellation and additional losses are discussed.
| ||
![]() | LCL Filter Design for Grid-tied N-Level Cascaded Inverters Used in Renewable Energy Systems
By Davood SOLATIALKARAN | |
Abstract: Renewable energy resources are usually needed to be connected to the distribution grids through a power electronics converter with an appropriate filter in the output. Therefore, harmonics injected to the grid by converters must be handled to maintain power quality indices within standard limits. LCL filters with passive damping resistors are the most reliable and efficient devices to fulfill the standards. The main objectives in the design of an efficient LCL filter are to reduce the cost and weight of the filter, as well as to increase robustness and stability. Due to the outstanding ability of multilevel inverters in diminishing the output voltage harmonics, conventional 2-level inverters are being replaced with them. However, the output filter design for inverters based on multilevel Pulse Width Modulation algorithms (PWM) has not yet been considered in the literature. Hence, exact formulas should be derived to design each element in the filter considering N-levels of the output voltage. In this paper, a comprehensive and mathematical approach is proposed to calculate the maximum current ripple of a PWM-based N-level cascaded inverter, which helps to precisely calculate the size of the inverter-side inductor. Finally, an algorithm is proposed to design an LCL or LCCL filter step-by-step by modification of previous algorithms.
| ||
![]() | Modular Silicon Carbide Inverter for Drive Applications with High Voltage Slopes - Challenges Concerning Conducted EMC
By Felix BRÖCKER | |
Abstract: In this paper the conducted EMC emissions of a modular hard switching PWM full bridge inverter equipped with SiC-MOSFETs to supply a single electric machine phase is analysed and discussed. Theobjectives of this investigation are to minimize the stress on the winding isolation and to decrease theEMC emissions by using a passive dv/dt-damping network for the voltage slope reduction in combination with conventional EMC filter circuits.
| ||
![]() | Optimization of Common-Mode Current Elimination in Four-Wire Inverter-Fed Motor through a Transfer Function Approach
By Zhao ZHAO | |
Abstract: An optimized filter topology for four-wire electric-drive systems is proposed with small size, low loss, and large common-mode (CM) current elimination. The reason of the less CM current in a four-wire electric-drive system is well explained through analysis of the transfer function between inverter output voltage and cable input or neutral voltage. In a four-wire system, the impedance of electric machine also plays a significant role in further reducing CM current, however, it can be also related to the increase of CM current in some low frequencies. Based on this, an optimized topology placed on the neutral line of the four-wire electric-drive system is designed for the compensation of this weakness. The specific design procedure for the optimized topology is proposed through analysing relevant transfer functions while considering the practical situation of application. According to the experimental validation, the filter topology can reduce the CM current in the lower frequency range while maintaining a small value of CM current in higher frequencies. This is reached by causing a little bit power loss. The method of analysis through transfer function approach was validated in this work and can benefit further studies.
| ||