EPE 2017 - LS1c: Modular Multilevel Converter | ||
You are here: EPE Documents > 01 - EPE & EPE ECCE Conference Proceedings > EPE 2017 ECCE Europe - Conference > EPE 2017 - Topic 02: Power Converter Topologies and Design > EPE 2017 - LS1c: Modular Multilevel Converter | ||
![]() | [return to parent folder] | |
![]() | Branch Energy Balancing of Double Wye DC-DC Modular Multilevel Converter
By Krzysztof KÓSKA | |
Abstract: Modular Multilevel Converter (MMC) topology is an interesting solution for number of medium andhigh voltage applications. Key advantages over another multilevel topologies include flexibility ofscaling in voltage and simple implementation of redundancy. In this publication control of DC-DCMMC is discussed. Analyzed converter consists of six branches connected in double wye structure.It enables bidirectional power transfer and step-up or step-down voltage conversion. The scope ofthe paper is branch energy balancing of the converter. Balancing system is derived from the analysis ofbranch powers during steady state operation. Operation of the control system is verified in the hardwarein-the-loop (HIL) simulator provided by OPAL-RT Technologies. Complete control loop realized onhierarchical system was implemented. The system is composed with a top-level controller (based onABB AC 800PEC) and a number of cell controllers build with Texas Instruments DSP (C2000 F28035).
| ||
![]() | Comparative evaluation of multilevel converters with IGBT modules for low voltage applications.
By Alan WILSON | |
Abstract: This paper compares several multilevel topologies (3L-NPC, 3L-TNPC, 5L-ANPC and 5L-SMC converters) as an alternative to the 2L converter for low voltage applications, using low voltage IGBT modules. The comparative evaluations are made considering figures of merit such as the total losses and their power loss distribution, the amount of devices of each converter, the maximum output power, the harmonic quality, etc.
| ||
![]() | Decoupled Modulation Concept for Three-to-Single-Phase Direct AC/AC Modular Multilevel Converters for Railway Interties
By Michail VASILADIOTIS | |
Abstract: This paper presents a new modulation concept for three-to-single-phase direct AC/AC modular multilevel converter-based railway interties. The concept minimizes the inherent harmonic coupling between the two grid sides and is therefore particularly suited to operation at very low cell numbers and switching frequencies. Moreover, it facilitates the use of specific modulation methods, such as optimized pulse patterns. Additional aspects, such as the influence of cell capacitor voltage ripple as well as circulating current control, are also considered. The latter can be integrated into the control concept in a straightforward manner.
| ||
![]() | New Topology for Three-Level Modified Switched Capacitor Submodule for Modular Multilevel Converter with DC fault blocking capability
By Ragi HAMDY | |
Abstract: Modular Multilevel Converter (MMC) has served as a promising Voltage Source Converter (VSC) for High Voltage Direct Current (HVDC) applications. In this paper, a new MMC Submodule (SM) topology called Modified Switched Capacitor Sub-Module (MSCSM) is proposed. The MSCSM is able to block the DC fault using the power electronics semiconductor diodes due to its intelligent configuration without the need to use circuit breakers and has reduced voltage stress across some switches. In this work, the proposed topology is analyzed along with the modified selection technique used to balance the capacitors voltages using half the number of voltage sensor. Moreover, the submodule behavior due to IGBT open-circuit failure is analyzed and a control scheme is proposed to detect such a fault and provide continuous system operation. Furthermore a comparison between the proposed MSCSM and other available submodule topologies is included to show the benefits of the proposed MSCSM. A simulation model has been developed to validate the proposed architecture and to evaluate its performance. Finally, experimental results using a three-level MMC prototype show the validity of the proposed topology.
| ||