EPE 2016 - DS1c: Power Factor Correction Techniques | ||
You are here: EPE Documents > 01 - EPE & EPE ECCE Conference Proceedings > EPE 2016 ECCE Europe - Conference > EPE 2016 - Topic 02: Power Converter Topologies and Design > EPE 2016 - DS1c: Power Factor Correction Techniques | ||
![]() | [return to parent folder] | |
![]() | Energy Saving in Three-Phase Diode Rectifiers Using EI Technique with Adjustable Switching Frequency Scheme
By Pooya DAVARI | |
Abstract: A front-end rectifier can significantly impact a power electronics system performance and efficiencyfor applications such as motor drive where the system commonly operates under partial loading conditions. This paper proposes an adjustable switching frequency scheme using an electronic inductor technique to improve the energy saving of the system operating at partial loading. In the proposed solution, the switching frequency is adjusted based on the loading conditions, and thus maintains the system performance both in terms of switching losses and harmonic distortion. The obtained simulation and experimental results using the Si (Silicon) and SiC (Silicon Carbide) power devices confirm the effectiveness of the proposal. Furthermore, the impact of applied technique on conducted EMI (Electromagnetic Interference) performance of the system is also experimentally evaluated.
| ||
![]() | Inverters and compensators for minimum line losses
By Michel MALENGRET | |
Abstract: The local control of inverters and compensators, based on measurements of the power system and calculation of the optimum current to be injected into each phase, has been tested in simulation and implemented in hardware with a rating of 24 kW, with results as predicted by the general power theory. The approach is scalable for ac and dc systems.
| ||
![]() | Non-iterative, Analytic-based Passive LCL Filter Design Approach for Three-phase Two-level Power Factor Correction Converters
By Alireza KOUCHAKI | |
Abstract: This paper presents a straightforward LCL filter design method for three-phase power factor correction rectifiers (PFCs). The imposed converter current ripple decides the minimum required converter-side inductance. For third order LCL filter, the grid current ripple can also be studied to find an optimum value for the grid filter inductor to fulfill the grid requirements. Therefore, by limiting the maximum grid current ripple, desired current harmonic attenuation can be achieved. In this paper, a simple damping resistor is connected in series with the filter capacitor. Accordingly, the grid-side filter inductance is calculated as a function of damping resistor and converter current. The lifetime of the filter capacitor by analyzing the current ripple flowing through the capacitor is also analyzed and a margin for this capacitor is presented. On the other hand, all the filter parameters are achieved non-iteratively to have acceptable harmonic attenuation. Furthermore, the stability of the converter is studied for different grid conditions. Finally, an LCL filter for a 5 kW silicon-carbide based PFC is designed and validity of the presented method is studied.
| ||