| |
Advancd Corrector with FPGA-Based PLL to Improve Performance
| [View]
[Download]
|
| Author(s) |
M.A.E Alali; Y.A. Chapuis; L. Zhou; F.Braun; S. Saadate |
| Abstract |
This paper deals with the series active conditioner which aims to compensate all voltage disturbances
able to occur in an electrical network. A series active filter with a second order output passive filter
for ripple frequency attenuation is studied in the goal of the compensation of harmonic and/or
unbalanced voltage, and voltage sag. The advantages of the use of a PLL in the voltage disturbances
identification is discussed. An improved RST corrector (RSTadv) is proposed to regulate the injected
voltage solving the phase shift problem. The robustness of this corrector is verified especially in the
case of voltage sag compensation. Other regulation methods (RST, PID) are highlighted through
simulations performed by SABER numerical code. |
| Download |
| Filename: | EPE2001 - PP00974 - Chapuis.pdf |
| Filesize: | 151.3 KB |
|
| Type |
Members Only |
| Date |
Last modified 2004-03-10 by System |
| |
 |