Please enter the words you want to search for:

[Return to folder listing]

   Analysis of the Power Semiconductor Design Rating for Three-level Neutral-Point-Clamped Inverter based on Datasheet Parameters   [View] 
 [Download] 
 Author(s)   Stephan BRUESKE 
 Abstract   This paper presents a method for the calculation of the power semiconductor rating based on data sheet parameters of the three-level Neutral-Point-Clamped (NPC) inverter. Beside the basic equations for calculating the turn-on and turn-off losses for Insulated Gate Bipolar Transistors (IGBT) and diodes, the electrical inverter topology, the different current paths for the commutations and the critical operation points are shown. The power semiconductor ratingisinvestigatedfordifferentoperationconditionsandshowstheinfluenceofthereverse-recoveryperformance of the commutation diode on the IGBT behaviour. The method works in this way, that 'virtual' (interpolated) power semiconductors are selected in an optimization program to reach in one of possible operation points the maximum junction temperature. The design calculations and analysis are exemplarily carried out for a low power 20kW electrical drive inverter for an electric vehicle and a high power 1MVA wind inverter system. This method can well be applied to accurately compare the design rating of power semiconductor topologies. 
 Download 
Filename:0451-epe2015-full-18351295.pdf
Filesize:368.1 KB
 Type   Members Only 
 Date   Last modified 2016-06-08 by System